WHAT IS CLAIMED IS:

1.      A method for tour planning, comprising:

creating a first schematic, wherein the first schematic comprises at least a first lane between a first accent point and a second accent point;

creating a tour as an instance of the first schematic, wherein the tour comprises at least a first segment corresponding to the first lane of the first schematic; and

assigning a load to the first segment of the tour.

2.      The method of claim 1, wherein assigning the load to the first segment of the tour further comprises assigning a load to the first segment of the tour to produce a costs savings over assigning the load to a common carrier.

3.      The method of claim 1, further comprising performing tour optimization on the tour.

4.      The method of claim 1, wherein creating the first schematic further comprises creating the first schematic based on a load history.

5.      The method of claim 1, wherein creating the first schematic further comprises creating the first schematic based on a forecast of loads.

6.      The method of claim 1, wherein creating the tour further comprises creating the tour based on a plurality of loads in a load list.

7.      A system for tour planning, comprising:

a memory; and

a microprocessor coupled to the memory and programmed to:

create a first schematic, wherein the first schematic comprises at least a first lane between a first accent point and a second accent point;

create a tour as an instance of the first schematic, wherein the tour comprises at least a first segment corresponding to the first lane of the first schematic; and

assign a load to the first segment of the tour.

8.      The system of claim 7, wherein the microprocessor is further programmed to assign a load to the first segment of the tour to produce a costs savings over assigning the load to a common carrier.

9.      The system of claim 7, wherein the microprocessor is further programmed to perform tour optimization on the tour.

10.      The system of claim 7, wherein the microprocessor is further programmed to create the first schematic based on a load history.

11.      The system of claim 7, wherein the microprocessor is further programmed to create the first schematic based on a forecast of loads.

12.      The system of claim 7, wherein the microprocessor is further programmed to create the tour based on a plurality of loads in a load list.

13.    An article of manufacture containing instructions for tour planning, the instructions being capable of causing a processor to:

create a first schematic, wherein the first schematic comprises at least a first lane between a first accent point and a second accent point;

create a tour as an instance of the first schematic, wherein the tour comprises at least a first segment corresponding to the first lane of the first schematic; and

assign a load to the first segment of the tour.

14.    The article of manufacture of claim 13, wherein the instructions are further capable of causing a processor to assign a load to the first segment of the tour to produce a costs savings over assigning the load to a common carrier.

15.    The article of manufacture of claim 13, wherein the instructions are further capable of causing a processor to perform tour optimization on the tour.

16.    The article of manufacture of claim 13, wherein the instructions are further capable of causing a processor to create the first schematic based on a load history.

17.    The article of manufacture of claim 13, wherein the instructions are further capable of causing a processor to create the first schematic based on a forecast of loads.

18.    The article of manufacture of claim 13, wherein the instructions are further capable of causing a processor to create the tour based on a plurality of loads in a load list.